最佳芯片驗證工具
Cadence® Physical Verification System(PVS) 是(shì)由 EDA 軟件商 Cadence 所提出之新一代芯片驗證工具，它不僅能使用于類比 / 數字 / 混合信号之設計平台，如 Virtuoso IC Layout Platform、Encounter，且更與寄生參數萃取軟件集成，如 QRC，以萃取布局後寄生參數，提供用戶在芯片後段驗證的完整解決方案。
随着半導體制程的發展趨勢，芯片後段驗證 (Back-end Verification) 所耗費(fèi)的處理時間與複雜(zá)度不斷提升的情況下，Cadence® Physical Verification System (PVS) 驗證工具，憑其線(xiàn)性化的優異性能表現(xiàn)(Performance)，不僅能減少運算處理時的等待時間；另外其創新的實時偵錯 (Time-To-Error) 功能，實時偵錯已運算完成部份，讓使用者不再浪費(fèi)時間等待運算結果，再者，其新創的人性化圖形除錯界面 (Graphic LVS Debug Interface ) 及交互式短路偵察系統 (Interactive Short Locator)，不僅能有效彌補偵錯經驗不足的困擾，更能有效縮短來回除錯所耗費(fèi)的時間 (Turn Around Time)，以提升工程師的效率及芯片産出。
此外，Cadence® Physical Verification System(PVS) 不僅同時支持 GDSII 與 Open-Access 的格式，亦兼容于目前工業界标準的驗證語言，以降低工程師跨平台使用上的額外工作與難度。
Physical Verification System (PVS) 流程圖
Physical Verification System (PVS) 後段驗證解決方案
Physical Verification System (PVS) 特點
成功經驗
 |
|
|---|---|
|
使用不同晶圓廠之不同制程下投片成功，包括成熟制程，如 130 / 90 / 65nm 及先進制程，如 45 / 40 / 28nm |
競争力的性能表現(xiàn)
|
優異的單處理器 (singleCPU) 運算性能 |
|---|---|
|
支持單機多核心或多機多核心 |
|
線(xiàn)性化運算處理能力 |
有效率的分析及偵錯接口
|
集成式偵錯環境 |
|---|---|
|
實時偵錯 (Time to Error) |
|
圖形化除錯接口 (Graphic LVS Debug Interface) |
|
交互式短路偵查系統 (Interactive ShortLoctor) |
跨平台集成
|
集成 Virtuoso customer IC layout platform 與 Cadence digital IC Encounter platform |
|---|---|
|
集成 Cadence QRC extraction，提升布局後寄生參數萃取之完整流程 |
晶圓廠級的設計服務
|
配合晶圓廠 Process Design Kits (PDK) 提供芯片設計所需文件數據 |
|---|---|
|
相(xiàng)容于台積電驗證之 iDRC / iLVS design kits |
轉換無障礙
|
相(xiàng)似之用戶接口，熟悉度高易上手，操作無障礙 |
|---|---|
|
内建類似業界标準與法之 DRC / LVS 命令文檔，兼容性高 |
|
支持業界标準語法之 DRC / LVS 命令文文件 |
PVS DRC
|
Easy to use one window interface |
|---|---|
|
Time to error |
- Error Browser will pop up and allow viewing of errors while job is still running |
|
|
Standard DRC Browsing capabilities |
- By Cell/ By Rule |
|
|
Error Waivers |
- Persistent and loadable in subsequent runs |
Time To Error
Error Browser will pop up and allow viewing of errors while job is still running.
PVS LVS
Rapidly identifies complex LVS mismatches
|
Graphic LVS Debug accelerates identification of complex LVS mismatches in chip designs |
|---|---|
- Compares logical and physical design using a common schematic representation |
|
- Guides navigation using design errors |
|
- Can be launched with LVS debug environment, and graphical elements can be probed through the LVS debug environment |
|
- All errors and warnings are easily navigated and show surrounding context |
Strong functionalities and flexible usability
|
Error Tags |
|---|---|
|
World view or detail view |
|
Filter net, devices for better understanding of error |
|
Drill down for more information on points of interest |
|
etc |
LVS Hyper window - Graphical LVS Debug
LVS debug is extremely time-consuming and experience dependent
|
Limitation of current tools |
|---|---|
- Static error report in batch mode, contain large data, difficult to understand |
|
- Errors in text report hard to identify relationship |
|
- User cannot actively query more information on points of interest |
|
- Not allow easy navigation of the original design |
|
|
Bind-key - Cadence Composor like |
One-pass short isolation
|
Locating shorts found in old-fashion LVS comparison report requires |
|---|---|
- Additional manual work |
|
- Additional LVS extraction and comparison runs |
|
|
PVS approach facilitates one-pass short isolation for cell / block / full-chip designs |
- Run time typically <10% of extraction time and scales up to 5x with 8 CPUs |
|
- Start debugging while run is in progress as soon as first results are available |
Interactive Short Locator - Comparison with and without the Interactive Short Locator
PVS to QRC interface
Fully solution for back-end verification
Support Cadence QRC flow to complete post-layout simulation
|
No additional licenses required to enable flow |
|---|---|
|
Provides complete QRC GUI support |
|
TECHLIB feature makes PVS QRC flow easy to use |
|
Batch / interactive use model |
|
Support Spice, SPEF, DSPF, extracted view, etc. flows |
|
Parity of flow between PVS / Assura = easy transition |
